Introduction
Silicon/metal-oxide-nitride-oxide-silicon (SONOS/MONO S) devices receive increasing interest recently due to their simpler process, smaller cell size, and better endurance over the floating-gate devices [1] . However, charge retention and erase speed remain as the major challenges for SONOS devices to replace floating-gate devices [1, 2] . Recently, it is reported improved erase performance and endurance characteristics can be achieved by replacing SiO 2 and poly-Si as high-k dielectric, Al 2 O 3 and high-work function metal, TaN for blocking oxide and gate material, respectively [3] . However, data retention characteristics still need to be improved since memory window is very small after long time retention. In this work, we present an optimized cell structure for both improved data retention and erase speed in SONOS-type flash EEPROM.
Experimental
The fabricated TANOS cells consist of TaN/Al 2 O 3 /Si 3 N 4 / tunnel oxide/p-Si (TANOS). Table I shows the process flow of the TANOS devices. Al 2 O 3 was deposited by atomic layer deposition using Trimethylaluminum (Al(CH 3 ) 3 ) and O 3 , followed by post-deposition anneal at 950°C. TaN film was deposited by MOCVD at 500°C with the thickness of 160 Å and n+ poly-Si was deposited on top of the TaN layer. Figure 1 shows the cross-sectional TEM image of the fabricated TANOS cell. 
Results and Discussion
Figures 2 and 3 show program and erase characteristics of fabricated TANOS devices for various blocking oxide thickness. The same electric field of 14 MV/cm (-14 MV/cm for erase) was applied to the devices. The program and erase speeds become faster as the blocking oxide thickness increases. When blocking oxide thickness increases, lower leakage current and higher breakdown field can be obtained even at the same electric field due to reduced electron back tunneling from the gate. 
(E a is the activation energy (in eV) of the process, k is the Boltzmann constant, and T is the temperature in Kevin.) Figure  6 shows the plot of the ln t F vs. 10 3 /T. The lifetime activation energy of 1.17 eV was obtained. A prediction of the retention performance derived from the activation energy is shown in Fig.  7 . At this rate, it takes longer than 40 years at 85°C to achieve a 0.5 V loss from the initial programmed state.
Data retention characteristics of TANOS devices with different blocking oxide thickness are shown in Fig. 8 . Bake retention test was performed at 250°C for 2 hours. As blocking oxide thickness increases, the charge loss is reduced. There is only less than 0.2 V charge loss for a device with 200 Å-thickblocking oxide. This fact explains that trapped electrons can be lost through blocking oxide as well as tunnel oxide. From the results, it is confirmed that the thicker blocking oxide gives us better endurance and data retention properties.
Conclusions
The effects of blocking oxide thickness on the program/erase speed and data retention characteristics in TANOS devices were demonstrated. By employing high-k dielectrics and high-work function metal gates, a large memory window of over 6 V and less than 0.2 V charge loss at hightemperature bake test have been obtained. Therefore, the fabricated TANOS devices show one of the most promising candidates for future flash EEPROM. No cycle 1k cycle
